	Application No.	oplication No. Applicant(s)	
Notice of Allowability	09/668,408	8,408 ELLISON ET AL.	
	Examiner	Art Unit	1
	Tooki T. Associ	2424	
	Taghi T. Arani	2131	
The MAILING DATE of this communication apperature All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in or other appropriate commits IGHTS. This application is	in this application. If not includ nunication will be mailed in due	ed course. THIS
1. This communication is responsive to <u>11/05/2004</u> .			
2. X The allowed claim(s) is/are 2-6,8-15,17-24,26,27,29,30,47	-51 and 53-75.		
3.	e been received. e been received in Application cuments have been received of this communication to file MENT of this application. Initiated. Note the attached EX es reason(s) why the oath cost be submitted. Initiated. Son's Patent Drawing Reviews Amendment / Comment of	on No ed in this national stage applicate a reply complying with the restanding to the complying with the restanding to the complex of the complex	quirements
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t			e back) of
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 			Note the
 Attachment(s) 1. ☐ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/O Paper No./Mail Date 11/8/04,11/10/04 (1/8/05) [1/03/d] 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material 	6. ☐ Interview S Paper No 08), 7. ☐ Examiner's 9. ☐ Other	nformal Patent Application (PT Summary (PTO-413), ./Mail Date s Amendment/Comment s Statement of Reasons for Allo	
	Pama MV21	y Examines 31 106	

Application/Control Number: 09/668,408

Art Unit: 2131

نې تر خذ

DETAILED ACTION

1. Claims 2-6, 8-15, 17-24, 26-27, 29-30, 47-51, and 53-60 are amended.

Continued Examination Under 37 CFR 1.114

2. A request for continued examination under 37 CFR 1.1 14, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.1 14, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.1 14. Applicant's submission filed on 11/05/2004 has been entered.

Information Disclosure Statement

3. An initialed and dated copy of Applicant's IDS form 1449, mailed 11/8/04,11/10/04 and 1/18/05, are attached to the instant Office action.

Examiner's Statement of Reasons for Allowance

4. Claims 2-6,8-15, 17-24, 26-27, 29-30, 47-51, 53-75 are allowed over prior art.

The following is an examiner's statement of reasons for the indication of allowable claimed subject matter.

As per claim 61 (an example of a broader claim), prior art of record directed to Barnett et al. (US Pat. No 6, 292,874) is directed to a system comprising:

a processor capable of selectively operating in a normal execution mode and, alternatively, in an isolated execution mode [column 2, lines 47-65. i.e. a memory management unit provides two operating modes for the processing circuit. In a secure kernel

Application/Control Number: 09/668,408

Art Unit: 2131

mode and an application mode], the memory management unit translates the virtual memory address used by the software creator into physical address allocated to the application by the operating system in a secure kernel mode during installation];

a memory to include an isolated memory area accessible to the processor in the isolated execution mode [column 2, lines 47-65, i.e. the memory management unit of Barnett imposes firewalls between applications and permits hardware checked partitioning of the memory. The memory management unit provides two operating modes for the processing circuit. In a secure kernel mode [i.e. isolated memory area], the programmer can access all resources of the device including hardware control];

Barnett fails to disclose a PE handler storage in the chipset circuit, the PE handler storage to store a PE handler image to be loaded into the isolated memory area after at least a portion of the chipset circuit is initialized.

Prior art of record directed to Carloganu et al. (US patent no. 6,226,749) is directed to method and apparatus for operating a set of resources under the control of a secure processor, e.g. security module (i.e. a chipset), having a command authentication means and a command execution means, to achieve secure control of the resources, see abstract.

The secure processor stores a set of command primitives for functional control of the resources. A set of defined commands for invoking command primitives has either a secured command format including a command sequence ID, a command code, and a set of command data items or a non-secured command format including a command code and a set of command data items.

Application/Control Number: 09/668,408

Art Unit: 2131

The secure processor stores a command set up table including command type flags to designate each command as a secured command or a non-secured command. An application program running in an external device includes a plurality of the defined commands in either secured command format or the non-secured command format and these are sent one at a time to the secure processor for execution. The secure processor looks up each received command in the command set up table, and if the command is a non-secured command it immediately executes associated command primitives. If the command is a secured command, the secure processor tests both its authenticity and regularity and only executes the associated command primitives if the command passes both tests.

US patent no. 6,226,749 fails to teach a PE handler storage in the chipset circuit, the PE handler storage to store a PE handler image to be loaded into the isolated memory area after at least a portion of the chipset circuit is initialized.

Prior art of record directed to Panwar relates to a method for dynamically reconfiguring a processor between uniprocessor and selected multiprocessor configurations (col. 2, lines 43-48).

Panwar teaches, in col. 13, lines 9-35, an instruction scheduling unit ISU 206 (see Fig. 8i.e. a chipset circuit) operative to schedule and dispatch instructions as soon as their dependencies have been satisfied into an appropriate execution unit (FGU 210). ISU 206 maintains trap status of live instructions and may perform other functions such as maintaining the correct architectural state of processor 102, including state maintenance when out-of-order instruction processing is used.

However, None of the prior arts of record, either taken by itself or in any combination, would have anticipated or made obvious the invention of the present application at or before the

Art Unit: 2131

time it was filed. The subject matter regarded as allowable by the examiner is found in claims 61, 62,74 and 75, wherein a PE handler storage to store a "PE handler image" to be loaded into an "isolated memory area".

Dependent claims 2-6, 8-15, 17-24, 26-27, 29-30, 47-51, 53-60, 63-73 are also allowed by virtue of their dependencies.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Taghi T. Arani whose telephone number is (571) 272-3787. The examiner can normally be reached on 8:00-5:30 Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2131

Taghi T. Arani, Ph.D.

Examiner Art Unit 2131 1/26/2006

Cel Primay Examiner AVZ131 1/26/26